Regviz

Silicon Labs /EFR32MG21A010F512IM32 /MODEM_S /DIRECTMODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DIRECTMODE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/MODEM_S/DIRECTMODE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMENABLE)DMENABLE 0 (SYNCASYNC)SYNCASYNC 0 (ADD0)SYNCPREAM 0CLKWIDTH

SYNCPREAM=ADD0

Description

No Description

Fields

DMENABLE

Enable Direct Mode
SYNCASYNC

Choose Synchronous or Asynchronous mode
SYNCPREAM

Synchronous mode preamble

0 (ADD0): No preamble bits appended

1 (ADD8): 8 preamble bits appended

2 (ADD16): 16 preamble bits appended

3 (ADD32): 32 preamble bits appended
CLKWIDTH

Synchronous mode clock pulse width

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data